## **REMARKS**

Claim 63 has been rejected under 35 U.S.C. 102(b) as being anticipated by Persson (U.S. Patent 6,246,286). Claim 63 has been canceled, thereby rendering the rejection of this claim moot.

Claims 39-46, 50-55 and 59 have been rejected under 35 U.S.C. 102(e) as being anticipated by Chen et al. (Published U.S. Patent Application 2002/0137481). The rejection of Claim 41, which was previously canceled, is moot.

It is first noted that the Examiner has improperly rejected these claims under 35 U.S.C. 102(e) as it existed prior to amendment by the AIPA. The Examiner should have applied 35 U.S.C. 102(e) in its current state in view of the fact that the present application was filed on or after November 29, 2000.

Claims 39-40 and 42-46 have been amended to clarify various elements within this claim.

Claim 39 has also been amended to recite "wherein the power detector circuit is operable to sample the signal transmitted along the signal path at both the first and second interior nodes, thereby creating first and second sample signals, respectively, and combine the first and second sample signals to generate a first signal reflective of both the first and second sample signals."

Support for this amendment exists in the specification as originally filed at paragraphs [0049] and [0050]. No new matter is added. As described below, Chen et al. fails to teach a power detector circuit as recited by amended Claim 39.

Chen et al. teach that three power detector circuits 41 to 43 detect the output power of three corresponding stage amplifiers 21 to 23, and in response, generate three corresponding detection signals DS1 to DS3. (Chen et al., paragraph [0017]; Figs. 2-3.) Chen et al. further teach that bias control circuit 50 generates three bias signals VAPC1 to VAPC3 for biasing

TQ0059-1D -11-

corresponding stage amplifiers 21 to 23 in response to the three detection signal DS1 to DS3. (Id.)

Chen et al. further teach "the bias and operation environment of each stage amplifier" is "adjusted according to the output power of each stage detected by the power detectors".

(Emphasis added.) (Chen et al., paragraph [0020].) The bias signals are generated "to optimize the efficiency of each of the stage amplifiers according to the magnitude of the power of each of the stage amplifiers". (Chen et al., paragraph [0010].) Chen et al. therefore suggest that each of the bias signals VAPC1 to VAPC3 is generated in response to a corresponding detection signal DS1 to DS3, respectively. Chen et al. do not explicitly suggest that any one of the bias signals VAPC1 to VAPC3 is generated in response to more than one of the detection signals DS1 to DS3.

For this reason, Chen et al. fail to teach or suggest a "power detector circuit ... operable to ... combine the first and second sample signals to generate a first signal reflective of both the first and second sample signals" as recited by Claim 39. For this reason, Claim 39 is not anticipated by Chen et al.

Claims 40 and 42-46, which depend from Claim 39, are not anticipated by Chen et al. for at least the same reasons as Claim 39.

Claim 50, which recites "the power detector circuit is operable to output a first signal reflective of the signal sampled at the at least first and second inputs" is not anticipated by Chen et al. for reasons similar to Claim 39.

Claims 51-55, which depend from Claim 50, are not anticipated by Chen et al. for at least the same reasons as Claim 50.

Claim 59, which recites "forming a first signal reflective of the sampling at the plurality

of nodes, including the interior node" is not anticipated by Chen et al. for reasons similar to

Claim 39.

Claims 47-49, 56-58 and 61-62 have been objected to as being dependent upon a rejected

base claim. The Examiner has indicated that these claims would be allowable if rewritten in

independent form including all of the limitations of the base claim and any intervening claims.

Because the Applicant believes that the base claims 39, 50 and 59 are allowable for the reasons

cited above, the Applicant is not amending Claims 47-49, 56-58 and 61-62 at this time.

Applicant notes the allowance of Claims 64-65.

Applicant has added new Claims 66 and 67, which depend from Claim 50. Support for

these Claims exists in the specification as originally filed at Figs. 1 and 1B and paragraph [0049].

No new matter is added.

**CONCLUSION** 

Claims 39-40, 42-62 and 64-67 are pending in the present Application. Claims 64 and 65

are allowed. Reconsideration and allowance of Claims 39-40, 42-62 and 64-67 is requested.

The Examiner is respectfully requested to contact the undersigned by telephone if such contact

would further the examination of the present application.

Dated: March 1, 2005

Respectfully submitted,

Reg. No. 52,137

TriQuint Semiconductor, Inc. 2300 NE Brookwood Parkway

Hillsboro, OR 91124

(503) 615-9616